Digital III-Vs review  by Cooke, Mike
Since the late 1990s, the International
Technology Roadmap for Semiconductors (ITRS)
has encapsulated these expectations with assess-
ments of current capabilities and highlighting
future challenges.Although the organisation has
focused on silicon CMOS up to now, it is begin-
ning to broaden its horizons with considerations
of non-digital, non-silicon devices for applications
such as wireless communications.
But even on its digital home turf, the organisa-
tion is being forced to look beyond silicon - if
only for inspiration. In the latest, 2005 edition,
the ITRS authors comment: "Toward the end of
the Roadmap timeframe, devices will increasing-
ly be operated in the quasi-ballistic mode,
where the current gain will be enhanced by
parameters different from those currently
known. Eventually, carbon nanotubes,
nanowires, and other high transport channel
materials (e.g., germanium, III-V thin channels
on silicon) may be needed." 
This statement comes in the section dealing
with the "long-term" of 2014-2020 - under ten
years from now. "Quasi-ballistic" means that car-
rier mean-free paths and relaxation times will
be of the order of device dimensions and oper-
ating frequencies. New physical models of
charge transport will be needed that go beyond
the diffusion equation based approaches.
The III-V interest extends beyond "thin chan-
nels on silicon", since nanowires are often con-
structed from a III-V base. Further, as will be
seen, digital semiconductor researchers at lead-
ing companies are not restricting themselves to
the ITRS programme.
The problem with silicon
The "magic" of silicon CMOS devices until
recently was that by reducing dimensions one
could make faster devices that consumed less
power.The 'scaling' assumption was that all the
power is used in making the device work - losses
through such things as signal transmission and
power leakage were relatively negligible.
Including the 'passive' power losses breaks the
scaling formula. Most of the advanced silicon
research and development work has concentrat-
ed on finding fixes to bring back some sort of
pseudo-scaling.
First, the industry replaced aluminium wiring
with copper to reduce resistance.Also, using
low-k inter-metal dielectrics, rather than silicon
dioxide, improves signal performance. Power
drains into the substrate have been reduced
through silicon-on-insulator (SOI) and other
forms of device isolation. For the gate, most
recent R&D has focused on introducing thicker
high-k dielectric layers in place of rapidly vanish-
ing silicon dioxide layers where the scaling for-
mula would require atomic-scale thicknesses.
High-k tends to imply replacement of the polysil-
icon gate by metal. Faster operation is obtained
on larger, more manageable devices through
strained silicon with higher mobility carriers.
Since all these fixes add expense and are often
unreliable in production, manufacturers adopt
the minimum mix required by their application -
memory manufacturers predominantly wire with
the traditional aluminium rather than the newer
copper, for example.
Qinetiq/Intel
Technically, Intel is in a most difficult position - it
built its reputation on the slogan "smaller, better,
faster". In recent years, the company has been
forced to move its focus from devices with a
headline clock speed operating at ever increasing
temperatures to some form of parallel processing
(multi-threading, multi-cores and such). No longer
can it simply reduce device dimensions at a
steady rate and reap improved performance at
less cost, according to 'Moore's Law'.
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With the exception of specialised 
applications, III-V devices have not been
the first choice for logic circuits. However,
growing crisis could change this. The abil-
ity to crunch digital data at ever faster
rates has been steadily delivered at 
reasonable cost by semiconductor devices
since the late 1960s. In some senses, 
the delivery of technological advances 
has been too reliable, inflating expecta-
tions and resulting in periodic booms 
and busts. 
Dr Mike Cooke
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Figure 1: Depletion and enhancement mode InSb quantum well FETs.
Si GaAs In0.53Ga0.47As InAs InSb




velocity (107 cm/s) 1.0 1.2 0.8 3.5 5.0
Ballistic mean free path (nm) 28 80 106 194 226
Energy bandgap (eV) 1.12 1.42 0.72 0.36 0.18
Table 1: Channel material properties show InSb to have the highest electron mobility, but also
to have the lowest energy bandgap.
Figure 2: Structure variations for the evaluations of 50-150nm In0.7Ga0.3As high electron mobility transistors made by MIT/SNU.
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However, Intel hasn't given up speed. In October
2004, a paper from Qinetiq on indium anti-
monide (InSb)-based quantum well (QW) transis-
tors, presented at the International Conference
on Solid-State and Integrated-Circuit Technology
2004 in Beijing, China, contained two asterisked
names - S. Datta and R. Chau.The asterisks indi-
cated that they were with Intel. Further, the e-
mail address for the paper was that of Chau and
Datta's name is underlined. Qinetiq is a company
created in July 2001 from the privatisation of the
majority of the UK Defence Evaluation and
Research Agency (DERA). Qinetiq originally
developed InSb with terahertz (THz) optical
applications in mind, producing both FETs and
bipolar transistors.
The 2004 Qinetiq/Intel paper reported a device
with a 0.2µm gate length. Benchmarking against
advanced silicon MOSFETs suggested that InSb
QW transistors could achieve equivalent high
speed performance with 5-10x lower dynamic
power dissipation. One of the key factors is the
ultra-high electron mobility in InSb compared
with other materials - 30,000cm2V-1s-1 com-
pared with 600cm2V-1s-1 in Si (Table 1). In
February 2005, the two companies reported that
the Beijing paper was the result of a two-year
joint research programme.
More research results became available in
December 2005 at the IEEE International Electron
Devices meeting.The gate length has now been
reduced to the nanoscale of 85nm (Figure 1).Two
devices were created to operate in either
enhancement (normally off) or depletion mode
(normally on).The enhancement device features a
recessed gate.The unity gain cut-off frequencies
(fT) were 305GHz and 256GHz respectively
(VDS=0.5V).The QW transistors were compared
in performance with silicon NMOS showing a
50% increase in fT while consuming 10 times less
active power. In the 2005 Intel/Qinetiq paper, the
asterisks have been transferred to the ten Qinetiq
contributors.The Intel authors now number four.
The 2004 paper contained contributions from 14
Qinetiq employees.
Beyond CMOS logic
Intel and Qinetiq are not the only ones to be
looking at III-V devices for future logic applica-
tions. Kim et al., from MIT and Seoul National
University, reported at IEDM 2005 on evaluations
of 50-150nm In0.7Ga0.3As high electron mobility
transistor (HEMT) with four different gate stack
designs for logic purposes (Figure 2).The team
compared a non-optimised In0.7Ga0.3As HEMT
with "state-of-the-art Si MOSFETs".The HEMTs
provided equivalent high-speed performance
with 15x lower DC power dissipation and at
least 2.7 times higher fT at an equivalent power
dissipation level.The on-off current ratio was in
excess of 105.
The nanowire approach was also reported at the
IEDM. Lund University scientists used a "forest"
of vertical InAs nanowires to produce a FET
channel (Figure 3).The forest contained 100
nanowires in a 10x10 array. Electron mobilities
through the array as high as 10000cm2/Vs are
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estimated.At zero gate voltage, a drive current of
100µA was measured at 0.15V operation.The
transconductance was 2mS.
Fight back
While Intel believes that the InSb transistor
results will allow the continuation of Moore's
Law beyond 2015, NEC boldly asserts that planar
bulk silicon transistors could remain the logic
standard bearer up to 2020.The Japanese compa-
ny claims that exotic (i.e. expensive) structures
such as double gates or special substrates will
not be needed. NEC reported on a 6nm device at
IEDM with an improved on-off ratio.Two devel-
opments have enabled the improvement, the
company says - raised source-drain extensions
and new techniques to control and self-align the
extensions to the transistor structure.
The extensions are created through a silicon
selective-epitaxial growth technique, enabling a
decrease in junction depth to an effective level
and an improvement in turn-off characteristics.
The thicker, elevated SDE region reduces para-
sitic resistance and enhances the on-current.The
silicon surface for the source/drain doping region
is raised with respect to the channel region sur-
face.The self-alignment is achieved through selec-
tive etch and a tunnelling epitaxial growth tech-
nique on the resulting gap region between the
silicon-surface and sidewall-material. Fluctuations
in the elevation thickness are also reduced
through the technique.
High temperature logic
Another in-road for digital III-Vs is high-tempera-
ture logic. Hong Kong University of Science and
Technology researchers have used the wide
bandgap properties of AlGaN/GaN to produce
HEMTs for direct-coupled FET logic (DCFL) with
integrated depletion (D) and enhancement (E)
mode devices. Previously, E-mode devices have
been a challenge to produce, even on their own.
The Hong Kong team has recently developed an
integration process involving a fluoride-based
plasma treatment and a post-gate rapid thermal
anneal (RTA) to produce high-performance E-
mode devices (Figure 4).An IEDM paper
describes monolithic E/D-mode integration and a
17-stage DCFL ring oscillator circuit, realised with
36 devices and only one voltage supply.The 
Figure 3: Electron microscope images of the matrix of InAs
nanowires with the wrap-gate formed and a completed
transistor with gate/drain pads and air-bridge is shown.
Figure 4: HKUST's process flow for integrated depletion (D) and enhancement (E) mode HEMTs for direct-coupled FET
logic designed for high temperature operation.
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circuit produced an oscillation frequency of
225MHz at 3.5V, corresponding to a delay per
stage of 130ps. Strangely, although the authors
highlight high-temperature logic in their first 
sentence, there is no data on temperature per-
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